Verification of Transaction Level Models of Embedded Systems
As complexity increases in embedded systems design, there is need for more time for verification purposes. For embedded systems, the only verification that can be done is running test cases, and the number of cases increases exponentially. In order to shorten this verification phase of the design, w...
Na minha lista:
| Autor principal: | |
|---|---|
| Formato: | Online |
| Idioma: | spa |
| Publicado em: |
Universidad de Costa Rica
2013
|
| Assuntos: | |
| Acesso em linha: | https://revistas.ucr.ac.cr/index.php/ingenieria/article/view/11662 |
| Tags: |
Adicionar Tag
Sem tags, seja o primeiro a adicionar uma tag!
|